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ABSTRACT 
This paper repor ts  the r e s u l t s  o f  one task of a study, 
the purpose o f  which includes evaluat ing the advantages 
and disadvantages o f  implementing a se t  o f  op t iona l  
t iminglsynchronizat ion features i n  the f u t u r e  DCS 
d i g i t a l  comnunications network. The task repor ted on 
i n  t h i s  paper examines the  e f f e c t  on the l i f e  cyc le  
cos t  of the t im ing  subsystem when these opt iona l  
features are  included i n  var ious combinations. The 
features inc lude mutual cont ro l ,  d i rec ted  cont ro l ,  
doubl e-ended reference 1 inks  , independence o f  c lock 
e r r o r  measurement and correct ion,  phase reference 
combining, se l f -organizat ion,  smoothing f o r  l i n k  and 
nodal dropouts, unequal reference weightings , and a 
master i n  a mutual con t ro l  network. 
An ove ra l l  design o f  a microprocessor-based t im ing  
subsystem was formulated. The microprocessor (8080) 
implements the d i g i t a l  f i l t e r  po r t i on  o f  a d i g i t a l  
phase locked loop, as we l l  as o ther  cont ro l  funct jons 
such as organizat ion of the network through communica- 
t i o n  w i t h  processors a t  neighboring nodes. Other 
components o f  the subsystem inc lude:  extended-range 
l i n e a r  phase detector,  overhead inter face,  frequency 
standard, frequency o r  phase cor rec t ing  apparatus, 
e l a s t i c  buf fers,  and frequency synthesizers. A 
packaging scheme based on double-sided p r i n ted  c i r c u i t  
cards was chosen. The p a r t i c u l a r  packaging scheme was 
f a m i l i a r  t o  the  author and i s  not  claimed t o  be optimal 
f o r  the app l ica t ion .  
Seventeen t im ing  subsystem conf igurat ions conta in ing 
various combinations o f  the features were designed i n  
enough d e t a i l  t o  obta in reasonably re1 i a b l e  par ts  counts 
and estimates o f  the number o f  l i n e s  o f  code requi red 
f o r  the  8080 rout ines.  A hypothet ica l  200-node net -  
work (bel ieved t o  be representat ive o f  a worldwide 
defense communications network) was used as the basis 
https://ntrs.nasa.gov/search.jsp?R=19790016578 2020-03-20T18:49:54+00:00Z
f o r  t he  1  i f e  cyc l e  cos t  ana lys is .  For  each o f  t h?  
seventeen con f igu ra t ions ,  t he  a c q u i s i t i o n  and l i f e -  
c y c l e  cos ts  were computed based on 200 i n s t a l l a t i o n s  
and a  20-year maintenance t ime. 
The hardware a c q u i s i t i o n  and 1  i f e - c y c l e  cos ts  were 
ca l cu l a ted  us ing  t h e  RCA PRICE program (Programed 
Review o f  In fo rmat ion  f o r  Cost ing and Eva lua t ion ) .  
PRICE i s  a  proven parametr ic  c o s t  e s t i n ~ a t i n g  model 
which prov ides r e l i a b i e  est imates o f  system development, 
product ion,  and maintenance costs .  Software cos ts  were 
ca l cu l a ted  manually based on prev ious exper ience w i t h  
development o f  8080 software. Resul ts  o f  t h e  p r i c i n g  
a re  presented i n  t a b u l a r  form f o r  each comparison. 
INTRODUCTION 
Various op t i ona l  fea tu res  may be inc luded  i n  t he  design o f  a  synchro- 
n i z a l i o n  subsystem t o  improve i t s  performance. A companion paper [I] 
repo r t s  t he  performance e f f e c t s  o f  i n c l u d i n g  such fea tu res .  The 
fea tu res  inc lude  mutual con t ro l ,  d i r e c t e d  c o n t r o l ,  double-ended re -  
ference 1 inks,  independence o f  c lock  e r r o r  measurement and c o r r e c t i o n ,  
phase re ference combining, se l  f -o rgan iza t ion ,  smc , th ing f o r  1  i n k  and 
nodal dropouts, unequal re ference weight ings,  and a  master i n  a  mutual 
c o n t r o l  network. 
The hardware and software implementations o f  the  Timing Subsystem 
fea tu res  a re  addressed i n  t h i s  paper. Seventeen Timing Subsystem con- 
f i g u r a t i o n s  possessing these fea tu res  i n  a1 1  p r a c t i c a l  combinations 
were designed and t h e i r  1 i f e - c y c l e  costs  were determined. The cos ts  o f  
these con f igu ra t ions  may be used i n  con junc t ion  w i t h  t h e  performance 
eva luat ions i n  [I] t o  eva luate performance versus cos t  t r ade -o f f s .  
The Timing Subsystem cons is ts  o f  a l l  components no t  inc luded  i n  t h e  
rad ios,  modems, mu1 t i p l e x e r s ,  data te rm ina ls ,  e t c .  , !vhich a re  tiecessary 
t o  p rov ide  t i m i n g  f o r  and t o  synchronize data t r a n s f e r  between s a i d  
equipments. The broad categor ies  o f  these components are:  l o c a l  r e -  
ference, bu f f e r s ,  t i m i n g  generat ion and d i s t r i b u t i o n ,  and op t i ona l  
d i s c i p l i n i n g  c i r c u i t r y .  
Conceptual Design 
F igure 1  shows the  assumed m u l t i p l e x e r  h i e ra r chy  used f o r  t he  design 
ana lys is .  I t  should be noted t h a t  a  new generat ion o f  equipments may 
be des i r ab le  f o r  use i n  t he  f u t u r e  synchronous DCS. The Timing Sub- 
system was designed around the  present  equipment s p e c i f i c a t i o n s  as 
much as p r a c t i c a l ,  and t he  r e s u l t i n g  Timing Subsystem cos ts  may be 
somewhat h igher  as a  r e s u l t .  
Figure 2 i s  a  genera l ized b lock  diagram of the Timing Subsystem. The 
system depic ted here conta ins t he  maximum hardware and can implement 
a l l  o f  the  op t iona l  features. The d e t a i l e d  implementation o f  each of 
these components i s  descr ibed below. 
The e l a s t i c  buf fer  absqrbs r a t e  v a r i a t i o n s  between the  rece ived  t im ing  
and the  l o c a l  c lock .  An e l a s t i c  buffer i s  placed between each o f  t he  
two channels of t he  d i g i t a l  r a d i o  and the two corresponding TD-1193 
Demult ip lexers.  (Only one i s  shown f o r  b r e v i t y .  ) These bu f fe rs  cou ld  
be placed lcwer  i n  the demul t ip lexer  h ierarchy,  r e s u l t i n g  i n  a  l a r g e r  
number o f  smal ler,  slower bu f f e r s .  An ana lys is  o f  optimum b u f f e r  
placement was no t  inc luded i n  t h i s  e f f o r t ;  they a re  assumed t o  be 
between t he  r a d i o  and h ighes t - leve l  demul t ip lexer  f o r  ease o f  ana lys is .  
Approaches which d i s c i p l i n e  a c l ock  based on t ime of a r r i v a l  o f  l i n k  
t im ing  s igna ls  r e q u i r e  a  sync e x t r a c t o r  and phase de tec to r .  The sync 
e x t r a c t o r  searches t he  miss ion b i t  stream f o r  the  TD-1193 sync pa t te rns .  
The phase de tec to r  measures the  t ime d i f f e rences  between t he  p red i c ted  
and ac tua l  a r r i v a l  t imes o f  these sync pa t te rns .  The t ime d i f f e rences  
(phase e r r o r s )  a re  i npu t s  t o  t h e  phase-locked loop  which serves as the  
l o c a l  t ime reference. 
The processor i npu t s  these phase e r r o r s  and ca l cu la tes  t he  d i f f e rence  
equations which implement the  d i g i t a l  loop f i l t e r .  The ou tpu t  samples 
from t h i s  f i l t e r  d i s c i p l i n e  the  nodal c lock .  They may c o n t r o l  a  VCXO 
( vo l  tage c o n t r o l  1  ed c r y s t a l  o s c i  11 a t o r )  v i a  a  D/A ( d i g i t a l  - to-analog ) 
conver ter ,  o r  may d i s c i p l i n e  a c r y s t a l  o r  atomic standard by s h i f t i n g  
i t s  phase v i a  an outboard phase s h i f t e r .  The nodal c l o c k  d r i v e s  t he  
frecuency synthes izers  which produce a l l  phase-related t i m i n g  requ i red  
by t he  mu1 t i p l e x e r s ,  rad ios,  modems, etc. ,  and a l l  demul t ip lexers  which 
a re  lower i n  t he  h ie ra rchy  than the  e l a s t i c  bu f f e r s .  
Timing approaches which employ overhead in fo rmat ion  r e q u i r e  an overhead 
i n te r f ace  which a1 lows in format ion t o  be exchanged between processors 
on opposi te  ends o f  the  l i n k .  It i s  assumed t h a t  t h i s  i n f o rma t i on  i s  
t ransmi t ted  through a low-speed channel (300 b/s)  of t h e  o rderw i re  
mu1 t i p l e x e r  (LSTDM) . 
Each o f  the  fea tu res  descr ibed below was analyzed t o  determine i t s  
hardhare and sof tware requirements. 
Imol ementat i o n  o f  Features 
D i rec ted  con t ro l  r equ i res  a t  l e a s t  one sync e x t r a c t o r  and phase de- 
t e c t o r  i n  the  system. For single-ended systems, t he  i n p u t  t o  t h i s  
c i r c u i t r y  i s  mu1 t i p l e x e d  so t h a t  i t  may connect t o  any one of the  i n -  
coming l i n k s .  Th is  f ea tu re  a l so  requ i res  a loop f i l t e r  (processor) 
and means f o r  c o n t r o l l i n g  the  l o c a l  c lock .  
Doubl e-endedness under Directed Control requi res t h a t  the phase e r r o r  
measurement be made on each end o f  the 1 i n k  and t h a t  the master t ransmi t  
i t s  measured phase e r r o r  t o  the slave v i a  the overhead channel. The 
l oca l  node must conta in a sync ex t rac to r  and phase detector  f o r  the  1 i n k  
t o  which i t  i s  slaved, and a sync ex t rac to r  and phase detzc tor  f o r  each 
neighboring node which i s  slaved t o  the l oca l  node. Further, the l oca l  
node must conta in an overhead receiver  for  the l i n k  t o  which i t  i s  
slaved, and an overhead t ransmi t te r  f o r  each neighboring node which i s  
. ;* . . : .~d t o  the l oca l  node. 
I; :$ '  ;e-Endedness under Mutual Control requi res an overhead t ransmi t te r  
37:l.i ,:.l'i)iver f o r  each connecting 1 ink. 
-. ir,,i.r ::%:.lure a lso  requi res an add i t iona l  computation (subt rac t ion  and 
d i  ji : ;n by 2 )  t o  be performed by the processor. Under Mutual Control , 
. i b > '  : computation i s  requ i red  f o r  each connecting 1 ink .  
Independence o f  c lock  e r r o r  measureme~~t and cor rec t ion  i s  on ly  i m -  
plemented a f t e r  implementing both Directed Control and Double-Endedness. 
NO add i t iona l  hardware i s  necessary. The Master t ransmits  i t s  measured- 
but-uncorrected e r r o r  ( r e l a t i v e  t o  the u l t ima te  master) t o  the slave 
along w i t h  the measured phase e r r o r  used f o r  double-endedness. The 
slave subtracts t h i s  number from the r e s u l t  o f  i t s  double-endedness 
ca lcu la t ion .  Thus, on ly  a minute amount o f  add i t iona l  software i s  re-  
quired. It should be noted t h a t  the Master node could combine these 
two numbers and t ransmit  them as one number, thus requ i r i ng  no 
add i t iona l  bandwidth. 
Phase reference combining i s  implemented on ly  a f t e r  imp1 ement i ng  
Directed Control, Double-Endedness, and Independence of Measurement and 
Correction. The l o c a l  node der ives t iming from a l l  nodes no t  lower i n  
the hierarchy, and therefore must contain a sync Ex t rac tor  and phase 
Detector fo r  each of these 1 inks. Further, a l l  nodes no t  higher i n  the 
hierarchy der ive  t h e i r  t im ing  i n  p a r t  from the l o c a l  node. Since a 
double-end measurement i s  used, a sync ex t rac tor  and phase detector  are 
required on these 1 inks. Thus, a sync ex t rac to r  and phase detector  are 
required f o r  each l i n k .  
The usual overhead transmi ss i  on requi red f o r  doubl e-endedness , p lus  the 
measured-but-uncorrected phase e r r o r  and a variance estimate, must be 
received from a l l  nodes not  lower i n  the hierarchy. The same three 
information types must be t ransmit ted t o  a l l  nodes not  higher i n  the 
hierarchy. Thus overhead receivers are required on a l l  l i n k s  connect- 
i ng  t o  nodes not  lower i n  the hierarchy, and overhead t ransmi t te rs  are 
required f o r  a l l  l i n k s  connecting t o  nodes no t  higher i n  the hierarchy. 
For example, i f  the l oca l  node connected t o  three nodes higher i n  the 
hierarchy, three nodes o f  the same les~e l ,  and four  nodes lower i n  the 
hierarchy, i t  would requ i re  s i x  receivers, and seven t ransmi t te rs .  
Addi t ional  software i s  required t o  implement Phase Reference Com- 
b in ing.  
Rule 11 as described by Stover [23 requi res the three data types t o  be 
exchanged i n  both d i rec t i ons  on a l l  l i nks .  This add i t iona l  information 
i s  used f o r  d iagnost ic  purposes only, and i s  no t  requi red for  implement- 
i ng  Phase Reference Combining. I f  Rule 11 i s  implemented, then overhead 
receivers and t ransmi t te rs  a re  requi red on a l l  l i nks ,  and add i t iona l  
software i s  required. 
Se l f -o r  an iza t ion  requi res overhead informat ion t o  be passed i n  both /i r e c t i n n s  over a l l  1 inks, i .e., the processor a t  the l o c a l  node has 
f u l l  duplex comnunication w i t h  the processors a t  a l l  neighboring nodes. 
Thus, an overhead rece iver  and t ransmi t te r  i s  requi red on each l i n k .  
Addi t ional  bandwidth and processing are a1 so required. For a Directed 
Control System not  conta in ing Phase Reference Combining, each node 
selects the best l i n k  t o  serve as i t s  reference based on three data 
types: nodal rank, distance from master, and l i n k  demerit. This  
scheme i s  used i n  the e a r l i e r  Time Reference D i s t r i b u t i o n  [3] and 
adheres t o  ru les  s i m i l a r  t a  those o f  Darwin and Prim [4] .  If Phase 
Reference Combining i s  included, the sel f -organi  za t ion  feature i s  
implemented d i f f e r e n t l y .  The l oca l  node does no t  have t o  se lec t  the  
best l i n k  f o r  i t s  reference since i t  i s  always de r i v i ng  t im ing  from a l l  
neighbors no t  lower i n  the hierarchy. However, i t  must know a t  a l l  
times which o f  i t s  neighbors are higher, lower, o r  on an equal l e v e l  
w i t h i n  the hierarchy. Two informat ion types, INFO 1 and INFO 2, are 
employed f o r  t h i s  determination. 
Mutual ccn t ro l  requi res a sync ex t rac to r  and phase detector  on each 
incomitlg l i n k .  I n  add i t i on  t o  the loop f i l t e r  software (which i s  of 
equal corib?lsxi t y  w i t h  t h a t  requi red f o r  Di rected Control  ) the Mutual 
Control feature requi res a weighted average ( ' the phase e r ro rs  de- 
r i v e d  from the i nd i v idua l  l i n k s .  
HARDWARE/SOFTWARE REALIZATIONS 
The various components shoBim S i i  Fi'gure 2 were designed i n  enough d e t a i l  
t o  determine a pa r t s  1 i s t  p lus  space and power requirements. k standard 
packaging schenie widely used a t  Har r is  ESD was selected as the basis  
f o r  design. No c la im i s  made t h a t  t h i s  packaging scheme i s  optimal f o r  
t h i s  p a r t i c u l e r  app l ica t ion .  This scheme employs 4 . 5  inches x 5.25 
inches double-sided p r i n ted  c i r c u i t  (PC) cards which p lug  i n t o  mother- 
boards v i a  80-pin connectors. A drawer was designed t o  meet the EM1 
requirements which have been spec i f ied  f o r  such equipments as the 
d i g i t a l  rad io  and various mu1 t i p lexe rs .  Two motherboards (each 
hold ing up t o  23 cards) can be mounted h o r i z o n t a l l y  i n  the f r o n t  of the 
drawer, w i t h  enough room i n  the rear  f o r  power supplies. 
Two drawers were necessary t o  house the  c i r c u i t r y  f o r  most c o n ~ i g u r a t i o n s .  
It was deemed des i rab le  t o  separate t he  components which would be common 
t o  a1 1 approaches from those which would be c o n f i g u r a t i o n  dependezt. 
Components common t o  a1 1 approaches a re  the frequency synthesizers,  
d i s t r i b u t i o n  amp1 i f i e r s ,  and e l a s t i c  bu f f e r s .  These components were 
packaged i n  a  s i n g l e  drawer here in  c a l l e d  t he  Basic Drawer, which i s  
constant across a l l  conf igurat ions.  Th i s  drawer was inc luded i n  the  
cos t  f i g u r e s  t o  keep the cos t  o f  the  var ious fea tu res  i n  perspect ive;  
i t s  cos t  may be e a s i l y  fac to red  ou t  t o  more c l o s e l y  compare t he  cos ts  
o f  the var ious approaches used i n  the second drawer (here in  c a l l e d  the  
D i s c i p l  i n i n g  Drawer). 
With the  except ion o f  the  frequency synthe i ze rs ,  which con ta in  some 
ECL (Emi ter-Coupled Logic) ,  the  designs incLrpora te  the  more economical 
and 1 ess power consuming 1 ow-power Schottky TTL (Trans is to r -T rans is to r  
Logic) .  Both drawers con ta in  power suppl i e s  and motherboard w i r i n g  
s u f f i c i e n t  t o  support  the PC cards requ i red  f o r  seveo te rmina t ing  l i n k s  
( t he  assumed maximum). It was assumed, however, t h a t  t he  average n3de 
would o n l y  in te rconnec t  w i t h  f o u r  o the r  nodes. Thus the  c o s t ~ n g  was 
accc;~pl ished assuming a main frame capable o f  suppor t ing seven 1 inks,  
bu t  populated w i t h  PC cards t o  support f o u r  l i n k s .  The f o l l o w i n g  
paragraphs descr ibe the implementations o f  the i n d i v i d u a l  components. 
Phase Detector 
F igure 3 dep i c t s  the  sync e x t r a c t o r  and phase de tec to r  c i r c u i t r y .  The 
c lock output  from the  d i g i t a l  r a d i o  and the  l o c a l  10 MHz reference a re  
d iv ided  down t o  a common 8 kHz where the phase comparisons a re  made. 
Phase d i f f e r e n c e  i s  measured by count ing cyc les o f  the  10 MHz reference 
between the r i s i n g  edge o f  the 8 kHz wave der ived from the  1 i n k  t iming,  
and the  fa1  1 i n g  edge o f  the  8 kHz wave der ived  from the  l o c a l  10 MHz 
reference as shown by the  diagonal arr*ows i n  F igure  3. 
The de tec t i on  o f  synchronizat ion pa t t e rns  occur r ing  a t  some suknul t i p l e  
o f  8 kHz (depending 3n the se lected ou tpu t  r a t e  o f  the  TC-1193, r e s u l t s  
i n  pulses from the  sync de tec to r  synchronizing the  countdown chain t o  
the rece ived framing. A countdown chain  fro,^ the  l o c a l  re ference con- 
t r o l s  the t ime o f  depar ture o f  the l o c a l  TD-1193's frames by synchro- 
n i z i n g  both the TD-1\93 - and the  t r ansm i t  p o r t i o n  o f  the  d i g i t a i  r a d i o  
t o  the l o c a l  c lock.  
Accurate phase measuremer~ts a re  obtained by averaging t he  counts 
obtained i n  several  successive measurements. Resul t s  from [I ] i n d i c a t e  
t h a t  a  phase measurement needs t o  be read ou t  no more o f t e n  than 1.5 
t imes per  second, o r  every 0.667 ms. Th is  would a l l o w  i n  excess o f  
5,000 successive measurements t o  be averaged. Averaging i s  s imply 
accomplished by a l l ow ing  the  counts t o  accumulate i n  the  accumulator 
counter  u n t i l  readout t ime, and d i v i d i n g  by the  appropr ia te  constant .  
A t  zero phase e r r o r ,  an average o f  625 counts w i l l  be accumuldted f o r  
each measurement. I f  the  i n t e r v a l  counter  i s  con f igu red  t o  accumulate 
5,000 o r  more such measurements, t he  r e s u l t i n g  g r a n u l a r i t y  o f  measure- 
ment i s  approximately 2 ns which i s  b e t t e r  than t h e  asyr rk~et ry  o f  t he  
l i n k  and the  assoc ia ted equipments and i s  thus more than an adequate 
measurement g r a n u l a r i t y .  Th i s  phase de tec to r  has an extended range of 
k62.5 ps. The sync e x t r a c t o r  r equ i r es  one PC card,  and the  phase de- 
t e c t o r  r equ i r es  two cards. 
Loop F i l t e r  and Overhead Processor 
I n  order  t o  implemert a  f i l t e r  w i t h  a  t ime constant  on the  o rder  c" 
several  days, a  d i g i t a l  (as oppased t o  analog) fii t e r  i s  a  necess i ty .  
An 8980 microprocessor was chosen t o  implement t h i s  f i l t e r .  The 
processor ca rd  designed i s  a  se l f - con ta ined  computer i n c l u d i n g  1K bytss  
o f  Programmable Read-Only Memory (PROM) and 1K, bytes o f  Random Access 
Memory (RAM). Th is  s i n g l e  ca rd  i s  s u f f i c i e n t  t o  perform t h e  loop  
f i l t e r  f unc t i on .  An ana l ys i s  o f  software requirements i s  presented i n  
D l .  
Computations and bookkeeping requ i r ed  f o r  imp1 ementing the  overhead 
f unc t i ons  can be handled by t he  same processor used f o r  t he  loop  f i l t e r .  
Memory requirements f o r  these fea tu res  a re  presented i n  [I]. When more 
than 1 K bytes o f  program storage i s  needed, a  4K by te  PROM card  i s  added 
t o  the  system. 
Technology advances i n  t h i s  area can q u i c k l y  obsole t t  t he  r e s u l t s  o f  
cost/perforrnance s tud ies.  As of t h i s  wr i t ' ng ,  2K b y t .  and 4K by te  
PROM I C ' s  a re  becoming a v a i l a b l e  which can rep lace  the  1 K PROM on the  
processor card. I n t e l  has r e c e n t l y  announced an 8K b y t e  mask pro-  
grammabl e  read-on ly  memory (ROM) . 
Local Reference 
The assumed c r y s t a l  re ference i s  a  5 MHz o s c i l l a t o r  having a d r i f t  o f  
1  x  10-10 per  day. I t  i s  a  se l f -conta ined,  rack-mountable u n i t  w i t h  
i t s  own nower supply and stand-by b a t t e r y  system. A vo l t age  i n p u t  o f  
+5 v o l t s  w i l l  dev i a te  the 5 MHz ou tpu t  by 22 x 10-8. The s h o r t  term 
s t a b i l  i t y  i s  1  x  10-11, Many manufacturers, i n c l u d i n g  Hewlett-Packard, 
Austron, Vectron, and Frequency and Time Systems, Inc. ,  o f f e r  dery 
s i m i l a r  re ferences o f  t h i s  t ype  w i t h  approximately $3,000 p r i c e  tags. 
A frequency doubler  i s  used t o  ob ta i n  the  10 MHz. 
The c r y s t a l  reference i s  d i s c i p l  ined w i t h  t he  ou tpu t  vo l tage  of a  DIA 
A frequency r e s o l u t i o n  o f  a t  l e a s t  10-11 and a range of  
~O !V !~ t~ r~equ i r e  4,000 quan t i za t i on  steps r e s u l t i n g  i n  a  1 2 - b i t  r e -  
quirement f o r  t he  DIA. Th is  range a l lows  t he  o s c i l l a t o r  t o  d r i f t  fo r  
200 days before the  cen te r  frequency must be mechanical 1.y ad justed . 
This  i s  the approach which was costed. Use of a 53 x 10-7 adjustment 
range w i t h  a 1 6 - b i t  D/A would permi t  the  same r e s o l u t i o n  w i t h  a rese t  
i n t e r v a l  o f  8 years, which exceeds the  5 year  MTBF o f  the  reference. 
However, t h i s  arrangement would have a s e n s i t i v i t y  of  150 ~ ~ 4 0 1  t per  
quan t i za t ion  step on the  vo l tage  inpu t .  I t would be extremely d i f f i c u l t  
t o  prevent  no ise  pickup of t h i s  amp1 i t u d e  from modulat ing the reference. 
The assumed Cesium Clock i s  a Hewlett-Packard &ode1 5361A w i t h  the stand- 
by power supply and h igh  performance tube opt ions;  t o t a l  p r i c e  i s  
$22,750. Th is  i s  a se l  f - con ta insd  re ference having an accuracy o f  
+7 x 10-12. The reference i s  d i s c i p l i r e d  by s h i f t i n g  i t s  phase w i t h  an 
Austron 2055A Phase Microstepper c o s t  J $3,550. The Rubidium standard 
i s  a Hewlett-Packard Model 5065A w i t h  the  standby power supply opt ion;  
t o t a l  cos t  $8,575. Th is  i s  a se l f -con ta ined  re ference having a d r i f t  
o f  ii x 10-11 per  month. For d i s c i p l i n e d  approaches, i t s  phase i s  
s h i f t e d  w i t h  the Phase Microstepper.  
Overhead I n t e r f a c e  
The Transmi t ter  and Receiver po r t i ons  o f  the  Overhead In te r face  a re  
shown i n  F igure 4. A t o t a l  o f  55 b i t s  o f  in fo rmat ion  i s  requ i red  f o r  
implementing a l l  op t i ona l  features.  T r i p l i c a t i n g  t h i s  f i g u r e  r e s u l t s  
i n  165. Adding 35 b i t s  f o r  framing and t ime o f  day in fo rmat ion  r e s u l t s  
i n  a t o t a l  o f  200 b i t s .  T ransmi t t ing  t h i s  in fo rmat ion  1.5 t imes per  
second r e s u l t s  i n  a 300 b/s data stream which may be t ransmi t ted  v i a  a 
standiird 300 b/s channel of the LSTDM and the D i g i t a l  Radio Orderwire. 
Th is  in fo rmat ion  would o n l y  nccupy 0.16 percent o f  the  192K bandwidth 
a1 loca ted  f o r  the orderwi re .  
The Transmi t ter  accepts the informat, ion words 8 b i t s  a t  a t ime from the 
8080, s e r i a l  l y  t ransmi ts  each word t h ree  t imes, and generates pe r i od i c  
f raming in fo rmat ion  t o  a l l o w  separat ion o f  data on the  r e c e i v i n g  end. 
The Transmi t ter  occupies one PC card. 
The Receiver conver ts  the  s e r i a l  stream t o  para1 1 e l  , accumul ates th ree  
s u c c e ~  ,ve words, votes t o  c o r r e c t  e r ro r s ,  and presents the p a r a l l e l  
data t o  the  8080. A sync c o r r e l a t o r  de tec ts  the  presence o f  the sync 
p a t t e r n  and i n i t i a l i z e s  the sequencer t o  p i c k  ou t  the words a t  t he  
proper t ime. The Receiver occupies two PC cards. 
Frequency Synthesizers and D i s t r i b u t i o n  Amp l i f i e r s  
The f u n c t i o n  o f  t he  f r eque ,~cy  d i s t r i b u t i o n  system i s  t o  generate phase- 
r e l a t e d  ra tes  t o  c l ock  a l l  equiprnents which a re  t o  operate s y n c h r ~ ~ o u s l y  
w i t h  the  l o c a l  c lock .  Such equipments may inc lude  a l l  devices i n  the  
t r ansm i t  h ie ra rchy  from data terminal  equipnent t o  the d i g i t a l  Radio, 
and a l l  devices lower  i n  the rece ive  h ie ra rchy  than the e l a s t i c  buffers. 
b u i l t  l e s s  expensively i f  the  MUX and DEbiUX do no t  have t o  operate from 
independent t iming. 
The 12.928 MHz data r a t e  from the D i g i t a l  Radio p x e s  no d i f f i c u l t  design 
problem fo r  the E l a s t i c  Buffer.  For an independent c lock  approach 
employing Cesium c locks and a 24-hour b u f f e r  r ese t  i n t e r v a l ,  the r e -  
qu i red  bu f fe r  s i ze  ( a t  12.928 MHz) would be 46 b i t s .  For a  Rubidium 
c lock  w i t h  a  10-11 per month d r i f t ,  6 nonth reca l  i b r a t i o n  i n t e r v a l ,  and 
24-hour bu f fe r  r e s e t  i n t e r v a l ,  the requ i red  bu f fe r  s i ze  i s  270 b i t s .  
I f  d i s c i p l i n e d  nodes con ta in ing  c r y s t a l  c locks  can be con t ro l  l e d  t o  
w i t h i n  10 9s o f  the  Master ( w i t h i n  20 us o f  each o the r )  then 2259 = 518 
S i t s  a re  requ i red  dur ing  normal operat ion. A node w i t h  2 good c r y s t a l  
c lock w i l l  d r i f t  an add i t i ona l  +56 b i t s  du r i ng  the  f i r s t  2" hours a f t e r  
being severed from the network. Provided t h i s  i s  e ~ o u g h  t ime t o  ge t  the  
1 i n k  back up, a  t o t a l  o f  630 b i t s  a re  requ i red  based on the  above 
assumptions. 
F igure 6 i s  a  b lock diagrqm o f  a  1024-b i t  buffer designed t o  operate 
a t  12.928 MHz. For r e l a t i v e l y  small buf fers  commercial l y  a v a i l a b l e  
FIFO's (F i r s t - I n -F i r s t -Ou t  Memories) a re  perhaps the  best  approach. 
These I C ' s  con ta in  the con t ro l  c i r c u i t r y  f o r  moving data b i t s  forward 
whenever one i s  ext racted from the  output .  The FIFO i n  t h i s  con f igura -  
t i ~ n  eed on l y  operate a t  1.616 MHz. B i t s  from the 12.928 MHz stream 
are s e r i a l l y  accumulated and s tored hroadsize ( e i g h t  a t  a  t ime)  a t  1/8 
the o r i g i n a l  ra te .  Tile FIFO a r r a y  can be implemented w i t h  e i t h e r  f o u r  
64 x  4 I C ' s  o r  w i t h  f ou r  32 x  8  IC 's .  Both types a re  a v a i l a b l e  which 
can operate a t  the i nd i ca ted  ra tes .  Handshaking s i gna l s  a re  a v a i l a b l e  
t o  a1 low the IC ' s  t o  be cascaded. The a d d i t i o n a l  c i r c u i t r y  i n  F igure 6 
i s  requ i red  t o  i n i t i a l i z e  the b u f f e r  ( i n h i b i t  ou tpu t  c l ock  u n t i l  i t  
h a l f  f i l l s )  and t o  monitor over f low and underflow. Two o f  these b u f f e r s  
occupy one PC card. 
LIFE CYCLE COST ANALYSIS 
It was des i red t o  determine the  cos t  o f  adding each one o f  the  op t iona l  
features t o  a  basic t im ing  approach. However, i t  i s  n o t  poss ib le  t o  
examine the  cos t  o f  each feature i n d i v i d u a l l y .  Rather, due t o  common- 
a l i t y  o f  requ i red  components, i t  i s  more f e a s i b l e  t o  cos t  a l l  p r a c t i c a l  
con f igura t ions  which inc lude  the fea tu res  i n  var ious combinations. The 
l i s t  o f  con f igura t ions  simulated i n  [ I ]  was chosen f o r  cos t ing ,  so t h a t  
performance versus cos t  t r ade -o f f s  may be made. I t  became r e a d i l y  
apparent t h a t  many o f  the con f i gu ra t i ons  were p r a c t i c a l  1 y  i d e n t i c a l  
w i t h  respect  t o  cost.  Est imat ing cos t  d i f f e rences  between such con- 
f i g u r a t i o n s  was beyond the p rec i s i on  of the  methods used f o r  cost ing,  
and such con f igura t ions  were combined i n t o  one. Th is  r e s u l t e d  i n  r e -  
ducing the  16 con f igura t ions  presented i n  [ I ]  i n t o  ten  s l i g h t l y  more 
general con f igura t ions .  The indopendent c l ock  approach was added f o r  
completeness, r e s u l t i n g  i n  e l  even con f i gu ra t i ons  which were costed. 
DCEC spec i f i ca t i on  R220-77-2 describes such a system which operates from 
the 1 MHz outputs o f  the AN/GSQ-183 Loran Receiver. Table 1 i s  a 1 i s t  
o f  ra tes  from t h a t  spec i f i ca t i on  along w i t h  the number o f  requi red out-  
puts o f  each ra te .  A balanced low-level d r i v e r  (MIL-188-114) must be 
used for  each output. This system i s  being procured fo r  use i n  the  
i n te r im  communicaticn network (DCS 11), and might possib ly  be useable 
f o r  the f u t u r e  DCS. 
The assumed design generates the ra tes  o f  Table 1 from the output  of 
the 10 MHz l o c a l  reference. Each o f  these rates, as we l l  as the 10 MHz, 
i s  a m u l t i p l e  o f  8,000 b/s. The phase o f  these ra tes  should be such 
tha t  i f  each one ( inc lud ing  the 90 MHz inpu t )  i s  d iv ided down t o  8,030 
b/s, then the 8,000 b/s waveform from each countdown chain should be i n  
phase. The r i s i ~ g  edges o f  t h i s  8,000 b/s waveform (or  a submultiple 
thereof)  should be used t o  i n i t i a t e  the frame departure i n  the TD-1193 
and U i g i t a l  Radio. 
Figure 5 depicts  the design @f the frequency d i s t r i b u t i o n  system. Each 
fami ly  o f  ra tes  i s  generated by a VCXO and countdown chain. The VCXO's 
are locked v i a  a broadband phase-locked loop t o  the 10 MHz reference. 
Four PC cards were requi red t o  implement these phase-lwked loops. 
The l i n e  d r i ve rs  were implemen'ed w i t h  commercial devices having voltage 
swings s i m i l a r  t o  those o f  MIL-188-1 14 balanced dr ivers .  Devices which 
conform r i g i d l y  t o  the MIL-188-1 14 spec i f i ca t i on  are no t  commercizl l y  
ava i lab le  and must be special-made. Some comptinies (such as Sperry) 
have developed hybr id  c i r c u i t s  which can be produce6 on special  order. 
Typical cost  i s  $80 each. Table 1 impl ies t h a t  220 such devices are  
required. This number o f  d r i v e r s  requi red 18 PC cards i n  the assumed 
design. 
E l a s t i c  Buffer 
The E l a s t i c  Buffer absorbs r a t e  var ia t ions  between received data and 
the l oca l  clock. They may be placed anywhere i n  the Demultiplexer 
hierarchy as long as the p o i n t  where t im ing  i s  derived i s  higher i n  the 
hierarchy than the buf fers.  Demultiplexers higher i n  the h ie ra ichy  
than the bu f fe rs  der ive t h e i r  t im ing  from the associated incoming l i n k s ,  
acd those l cde r  i n  the h ierarchy receive t im ing  from the nodal c lock.  
Since a l l  demult iplexers lower i n  the h ierarchy than the bu f fe rs  a re  
synchronous w i t h  each other  and w i t h  the mu1 t i p l e x e r s  , channel outputs 
from such demult iplexers may be routed t o  channel inputs on any m u l t i -  
p lexer  for  ~.etransmission on another l i n k .  This i s  a strong argument 
f o r  p lac ing  the buffers as h igh i n  the hierarchy as possible. Placing 
them between the rad io  and the TD-1193 makes tandeming a t  any l e v e l  
possible, inc lud ing  rou t i ng  one o f  the rad io  channels d i r e c t l y  t o  
another rad io  f o r  transmission. A mu1 tiplexer/demul t i p l e x e r  set can be 
These conf igurat ions are l i s t e d  ir Table 2 using the  same conf igura t ion  
numbers as i n  [I] f o r  c l a r i t y .  
Software and Hardware Requirements 
Software costs were computed based on number o f  1 ines o f  code. A 1 i ne  
o f  8080 code expands i n t o  one, two, o r  three bytes (o r  no bytes i f  a 
comment statement) i v i th  the average being s l i g h t l y  greater  than 2 bytes 
per 1 ine. Twenty percent was added t o  the requirements presented i n  
[I] t o  ?ccomnodate d iagnost ic  software. Table 3 l i s t s  the  softw,ie re -  
quirements i n  terms of bytes and l i n e s  o f  code. For conf igura t ions  
requ i r i ng  more than 1K bytes of memory, the PROM card i s  added t o  the 
system. 
As prev iously  stated, the synthesizers, d i s t r i b u t i o v  - ~ p l i f i e r s ,  and 
buf fe rs  were placed i n  a separate drawer ( the  Basic ~ r a w e r ) .  This  
drawer i s  included i n  a l l  conf igurat ions.  Table 4 i s  a breakdown o f  
i t s  contents. A f r a c t i o n a l  motherboard ind ica tes  on ly  p a r t  of i t  i s  
wired. The motherboard w i r i ng  and power suppl ies w i l l  support the maxi- 
mum (~ax /Box)  number o f  PC cards expected. Costs were based on the 
average number o f  PC cards. 
A1 1 configurations, except Independent Clacks, conta in a second drawer 
( the  D i s c i p l i n i n g  Drawer). Table 5 i s  a breakdown of the components 
contained i n  t h i s  drawer f o r  a1 1 conf igurat ions.  The motherboards and 
power supplies vary i n  s ize  w i t h  the conf igurat ions,  and i n  each case 
support the maximum number o f  l i n k s .  Table 6 i s  a breakdown o f  the  PC 
cards whose quan t i t i es  vary between conf igurat ions.  Costs are based 
on the average number. The choices o f  numbers i n  some cases are r a t h e r  
subject ive and are based on assumptions o f  the n u ~ b e r  o f  neighbors 
higher, equal, o r  lower i n  the hierarchy. 
Costing Methodology 
The Software and Hardware cos t ing  were performed separately. The RC4 
PRICE program was used f o r  Hardware costs. A t  the t ime o f  the cost ing, 
the P R I C E  Software model was n o t  ava i lab le .  The L i fe-Cycle Cost of a 
system i s  d iv ided i n t o  three par ts :  Development, Production and Main- 
tenance fo r  the l i f e  o f  the equipment. 
Development costs inc lude equipment design and construct ion of proto-  
types. These costs are nonrecurring; i .e. , they are independent of the 
quant i ty  o f  systems t o  be b u i l t .  Production costs inc3ude t o o l i n g  up 
f o r  production, mater ia l  and labor  f o r  bu i l d ing  each system, and labor  
f c r  t es t i ng  f in ished systems. Tool i ng  includes procuring o r  bu i l d ing  
special  equipment used f o r  f a b r i c a t i n g  and t e s t i n g  the systems. Pro- 
duct ion costs are propor t ional  t o  the quant i ty  o f  systems, bu t  the 
r e l a t i o n  i s  no t  l i n e a r .  Due t o  a " learn ing  curve," the cos t  o f  
product ion on per  system bas is  decreases w i t h  t he  number o f  systems. 
Much of the  t o o l i n g  i s  up f r o n t ;  however, r e t o o l i n g  gene ra l l y  i s  neces- 
sary  due t o  wear and breakage. Maintenance cos ts  i nc l ude  t e s t  and 
r e p a i r  l abo r  costs,  t r anspo r ta t i on ,  supply management, and purchase o f  
p iece par ts .  
A c q u i s i t i o n  cos ts  s imply  c o n s i s t  o f  development cos t s  p l us  t he  cos ts  t o  
produce the  des i red  number o f  systems. When cons ider ing  L i fe-Cyc le  
Costs, the  Product ion Costs a re  modif ied t o  i nc l ude  production o f  spares 
and pr3duct ion ( o r  purchase) of t e s t  equipment t o  support  the  system i n  
the  f i e l d  f o r  a  s p e c i f i e d  number o f  years.  
Generally, sot tware cost, a re  considered t o  be nonrecurr ing.  The costs  
s imply c o n s i s t  o f  w r i t i n g  the  code. I f  the  sof tware i s  the  same i n  a l l  
systems, the  sof tware cos ts  a re  independent o f  the  number o f  systems. 
A reasonable c o s t  f o r  developing code o f  t h i s  type i s  $1 5 per  1  ine .  
For t he  system tinder cons iderat ion,  t he  programs must be "burned" i n t o  
the  PROM I C ' s  f o r  each 8080 c r  PROM card. Th i s  process i s  mechanized 
and may be considered t o  be p a r t  o f  t he  f a b r i c a t i o n  process. These 
costs  a re  inc luded i n  t he  hardware product ion costs  by assuming t he  
complex i t ies  o f  these cards t o  be s l i g h t l y  h igher  than otherwise would 
have been assumed. Thus no a d d i t i o n a l  product ion cos ts  f o r  sof tware 
were assumed. 
Software maintenance i s  a  euphemism invented i n  recen t  years t o  de- 
s c r i b e  the costs  o f  c o n t i n u a l l y  r e w r i t i n g  programs which were n o t  
w r i t t e n  p roper ly  i n  the f i r s t  p lace. Many of these "e r ro r s "  r e s u l t  
from simply n o t  a n t i c i p a t i n g  every poss ib le  s i t u a t i o n  w i t h  which the 
sof tware might  have t o  deal .  Even a f t e r  "thorough" t e s t i n g ,  r e s i b 1  
e r r o r s  may become apparent on l y  a f t e r  very  l ong  per iods o f  operat ion. 
As a r e s u l t ,  some software support may be requ i red  f o r  the  l i f e  o f  t h e  
system. A f i g u r e  o f  $5 per  l i n e  per  year  has been determined as a 
t y p i c a l  f i g u r e  f o r  such support. 
The L i fe -Cyc le  Costs f o r  the  hardware con f igura t ions  were computed 
us ing  the  RCA PRICE (Programed Review o f  In fo rmat ion  f o r  Cost ing and 
Eva1 ua t i on )  . There are two programs invo! ved: PRICE 838 compctes 
A c q u i s i t i o n  Costs, and P r i c e  L1 mod i f ies  the product ion costs  and adds 
i n  maintenance t o  comp!ete the  Li fe-Cycle Costs. PRICE i s  a  proven 
parametr ic cos t  es t imat ing  model which prov ides r e l i a b l e  est imates o f  
system a c q u i s i t i o n  cos ts  (development and product ion) .  The P R I C E  83B 
program generates design t o  u n i t  product ion cost ,  based upon v a r i a t i o n s  
i n  designs, performance, schedules, r e l i a b i l i t y ,  economic escalat ions,  
e tc .  The p r i c e  i npu t s  a re  p r i m a r i l y  phys ica l  c h a r a c t e r i s t i c s  o f  the  
design concept. These inc lude  weight, volume, manufactur ing complexi ty,  
p la t fo rm,  quat i t i  t y ,  development schedule and product ion schedule. The 
outputs  f ea tu re  r e c u r r i n g  and nonrecurr ing cos ts  f o r  development and 
product ion as we l l  as a u n i t  product ion cos t  value f o r  each en t r y .  
PRICE 8a, a l s o  develops inpu ts  f o r  the  PRICE L1 model f o r  L i fe -Cyc le  
cos t  (LCC). 
The L i fe -Cyc le  Costs of a  system of 200 nodes were computed based on a 
system 1 i f e t ime  o f  20 years. The sof tware cos ts  were computed by the  
simple formulas s ta ted  above. Table 7 i s  a  breakdown o f  the software 
costs  f o r  t he  var ious con f igura t ions .  
Hardware cos ts  were computed by a very  d e t a i l e d  process. The hardware 
was descr ibed i n  d e t a i l  t o  PRICE 83B which computed A c q u i s i t i o n  costs .  
Th is  process was performed by personnel who a re  very  experienced w i t h  
the opera t ion  o f  t he  PRICE Model. These desc r i p t i ons  were performed 
a t  the  PC card  l e v e l  and were checked f o r  r easonab i l i t y .  The PC cards 
were combined i n  t he  var ious combinations w i t h  purchase i tems ( i tems 
such as power suppl ies and re ferences f o r  which ca ta l og  p r i ces  were 
used) t o  form the  d i f f e r e n t  con f igura t ions .  Another ~ u t p u t  of  P R I C E  
838 i s  the LC f i l e  which inc ludes  u n i t  costs,  computed MTBF and MTTR 
values, and o the r  pert-inent f a c t o r s  used by PRICE L1 t o  compute the  
L i fe -Cyc le  Costs. E d i t i n g  t h i s  LC f i l e  g ives  the  user t he  oppo r tun i t y  
t o  p rov ide  a l l  the in fo rmat ion  he can about the  system. For example, 
the p red ic ted  MTBF's o f  purchase items were overr idden a t  t h i s  p o i n t  
w i t h  ac tua l  values from the  manufacturer. MTBF's f o r  designed equip- 
ment were a l s o  checked and a l t e r e d  if unreasonable. 
The L1 Model was then exercised on the LC f i l e  us ing t h e  force 
s t r u c t u r e  o f  Fig.  7. The support  phi losophy adheres t o  DoD D i r e c t i v e  
4151-16 which s ta tes  t h a t  there  s h a l l  be t h ree  echelons of support. 
Simple r e p a i r  i s  performed a t  t he  o rgan iza t iona l  shop, and cons is ts  of 
f a u l t  i s o l a t i o n  t o  an LRU (L ine  Replaceable U n i t ) ,  replacement w i t h  a 
spare and shipment t o  a  h igher  l e v e l  f o r  r e p a i r .  General ly,  r e p a i r  t o  
piece pay . i s  performed a t  an In termediate shop i f  n o t  t oo  cor~;plex, 
c w i  a t  a  Depot otherwise. Since most DCS nodes w i l l  probably  be loca ted  
a t  major m i l i t a r y  i n s t a l l a t i o n s ,  the  In termediate shop i s  considered t o  
be a general r e p a i r  shop l o c a l  t o  the  base. I t  was assumed t h a t  25% 
o f  the nodes would be remote, so t h a t  a  t o t a l  o f  150 In termediate shops 
were used. A Depot was assumed f o r  each o f  the  t h ree  serv ices who w i l l  
support DCS. 
Table i s  a  breakdown o f  the  coniponents cos ts  f o r  Conf igura t ion  16 
(usir ,  c r y s t a l  c locks) .  Table 9 g ives the L i fe -Cyc le  Costs of the  
V ~ ~ . ~ O U S  con f igura t ions .  These cos ts  a r e  based on c r y s t a l  c locks  f o r  
. 'ie d i s c i p l  ined approaches. Conf igura t ion  16 i s  repeated f o r  Cesium 
and Rubidium. Conf igura t ion  17 i s  a l s o  given f o r  both Cesium and 
Rubidium bu t  n o t  Crys ta l .  
Tk,e p r i c e s  dbtained i n  Table 9 may be compared w i t h  the  s imu la t i on  
r e s u l t s  f o r  cos t  versus perfomance t rade-of fs .  Comparing the cos ts  o f  
d i s c i p l i n e d  approaches using c r y s t a l  clocks, they are a l l  very c lose  
(about 25 percent t o t a l  va r i a t i on ) .  A su rp r i s i ng  r e s u l t  was t h a t  t he  
L i f e  Cycle Cost o f  most d i s c i p l i n e d  approaches using c r y s t a l  c1ock.s came 
out  s l i g h t l y  h igher  than t h a t  o f  Independent c locks us ing Cesium clocks. 
I .  D. 0.  Bradley, J. B. Cain, 11, and M. W. M i l l i a r d ,  "An Evaluat ion 
o f  Optimal TiminglSynchronization Features t o  Support Select ion o f  
an Optimum Design f o r  the DCS D i g i t a l  Communications Network," 
Proceedings o f  the Tenth Annual Precise Time and Time I n t e r v a l  (PTTI) 
Planning Meet i n9  , Nov. 1978. 
2. H. A.  Stover, "Improved Time Reference D i s t r i b u t i o n  f o r  a Syn- 
chronous D i g i t a l  Communications Network," Proceedings o f  t h e  
Precise Time and Time I n t e r v a l  Planning Meeting, Nov. 1976. 
3. H. A. Stover, " A  Time Reference D i s t r i b u t i o n  Concept f o r  a Time 
D i v i s i o n  Communication Network," Proceedings o f  the  F i f t h  Precise 
Time and Time I n t e r v a l  Planning Meeting, Dec. 1973. 
4. G .  P. Darwin and R. C. Prim, U.S. Patent No. 2,986,723, 
"Synchronization o f  a System o f  Interconnected Un i ts . "  
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Figure 5 .  Frequency Synthesizers and D i s t r i b u t i o n  Amp1 i f  i e r s  
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F i g u r e  7. LCC Assumptions 
Table 1. Clock Frequencies and Maximum Number o f  Outputs Per Frequency 















Table 2 .  Contigurat ions for  Costing 
Maximum Number o f  
















Directed Control (S ing le -~nded)  
Mgtual Control (Single-Ended) 
Directed Contro'l , Doubl e-Fnded 
Mutual Contro: , Doubl e-Ended 
Directed Controi , Doubl e-Ended , Independence o f  Measure- 
ment and Correct ion 
Directed Control  , 9ouble-Ended, Independence o f  Measurc- 
ment and Correct ion, Phase Reference Combining 
Directed Control (Sing1 e-Ended) , Sel f-Organizing 
Directed Control ,  Doubl e-Ended, Sel f-Organizing 
Add Sel f-Organi z ing t o  Conf i g u r a t i  3n 11 
Add Sel f -0rgani z i  ng t o  Configurat ion 12 
Independent Clocks 
Table 3. Software Requirements 
Configuration Lines 
1-2 D i r .  Con., Sngl. 240 
3-7 Mut. Con. , Sngl . 360 
8 D i r .  Con., Dble. 440 
9-10 Mut. Con., Dble. 630 
11 D i r .  Con.,Dble., I M C  480 
12 D i r .  Con., Dble., IMC, PRC 1100 
13 D i r .  Con-, Sngl., SO 420 
14 D i r .  Con., Dble., SO 630 
15 D i r .  Con., Dble., IMC,  SO 670 
16 D i r .  Con., Dble., IMC,  PRC, SO 1300 
17 Ind. Clk. 0 
Bytes 
Legend 
D i r .  Con. - Di rected Control  
Mut. Con. - Mutual Control  
Ind. C l  k.  - Independent Clock 
Dble. - Doubl e-Ended 
I MC - Indepencence o f  Keasurement and Correct ion 
PRC - Phase Reference Combining 
SO - Sel f-Organizing 
Sngl . - Single-Ended 






D i s t r i b u t i o n  Amp. 


















Table 5. D i s c i p l i n i n g  Drawer Components 
Component Q u a n t i t y  
Processor 















Table 6. D i s c i p l i n i n g  Drawer Opt ional  Components 
Conf igura t ion  
Sync. Ex. Ph. Det. OH Rcv. 
- - - --
Ave. Max. Ave. Max. Ave. Max. 
- -  --  -- 
1 1  1 1  0 0 
4 7 4 7 0  0  
4 7 4 7 1 1  
4 7 4 7 4 7 
4 7 4 7 1 1  
4 7 4 7 4 7 
1 1  1 1  4 7 
4 7 4 7 4 7 
4 7 4 7 4 7 
4 7 4 7 4 7 
Not Appl icab le 
Legend 
Sync. Ex. - Sync Ex t rac to r  (1 card)  
Ph. Det. - Phase Detector  ( 2  cards) 
OH Rcv. - Overhead Receiver ( 2  cards) 
OH Xmit - Overhead Transmi t ter  ( 1  card)  




- -  
PROM 
Table 7. Software Costs (Thousands) 
Configurat ion 
1-2 D i r .  Con. (Sngl.) 
3-7 Mut. Con. (Sngl. ) 
6 D i r .  Con,, Dble. 
9-10 Mut. Con., Dble. 
11 D i r .  Con., Dble., IMC 
12 D i r .  Con., Dble., IMC, PRC 
13 D i r .  Con. (Sngl.), SO 
14 D i r .  Con., Cble., SO 
15 D i r .  Con., Gble., IMC, SO 
16 D i r .  Con., Dble., IMC, PRC. SO 
17 Ind. C;k. 
Devel opmen t Maintenance 
Table 8. Cost Breakdown f o r  Conf igura t ion  16 
Q ~ Y  Dev Prod Support Tota 
Synth 1 1 2 9 72 185 287 
Synth 2 1 3 1 77 195 303 
Synth 3 1 46 71 188 305 
Synth 4 1 31 7 5 193 2 98 
D i s t  Amp 18 14 399 1403 1816 
Elas Buf 4 2 1 162 51 9 702 
Backplane 1 65 4 58 2 525 
Power 3 1 0 : I 6  138 255 
Power 4 1 0 137 144 281 
Power 8 1 0 24 7 5 9 9 
Drawer 1 2 647 163 81 1 
I &T* 1 I 6 430 96 532 
Subto ta ls  245 2668 3301 4214 (Basic Box) 
PC 1 3 18 103 305 426 
PC2 4 19 103 j 29  450 
Syncex 4 3 3 117 406 556 
OHRCVl 4 28 141 454 623 
OHRCV2 4 20 93 288 401 
OHXMTR 4 2 3 105 360 488 
PROM 1 14 68 132 21 4 
8080 1 11 6 0 145 21 6 
D/A 1 48 9 0 224 361 
Timer 1 24 5 9 142 225 
Power 5 1 0 196 154 351 
Power 9 1 0 85 131 21 6 
Power 10 1 0 37 115 152 
Mother 1 49 375 2 427 
Drawci 1 0 647 163 81 0 
I&T* 1 6 157 324 487 
Subtota ls  293 2436 36?4 6403 (Disc Box) 
STAL 1 3 1281 129 141 4 
i&T* 1 12 41 6 142 570 
To ta l  s 553 6801 7246 14601 
*Note: I&T means I n teg ra  [:ion and l ' e s t  
Table 9. L i fe -Cyc le  Costs ( I n  Thoasands) 
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Software To ta l  
11 374 
12495 
13369 
14674 
13373 
14728 
13409 
14674 
14678 
14751 
21 785 
19379 
13704 
11 306 
